



**FIG. 1**

—PRIOR ART—



—PRIOR ART—

**FIG. 2**



**FIG. 3**

┌

└





FIG. 4


5/12




**FIG. 5A** SECOND REVERSE LINK CONTROL CHANNEL WITH FIRST AND SECOND PARTS

L

6/12






**FIG. 6**

EXAMPLARY CONFIGURATION OF SPREADING FOR REVERSE LINK (OR UPLINK)  
DPCCH, DPDCHs, AND EUDCH AND ASSOCIATED REVERSE LINK CONTROL CHANNELS

8/12

┌




**FIG. 7**

CHANNEL STRUCTURE WHEN SECOND REVERSE  
 LINK CONTROL CHANNEL AND EUDCH AND SECOND  
 FORWARD LINK CONTROL CHANNEL USE SUB-FRAMES  
 OF 3.33ms

└



9/12



**FIG. 8**

EXAMPLE OF CHANNEL ASSIGNMENT AND USAGE WHEN THERE ARE MULTIPLE USERS WITH CDM

SFLCCH 3 SLOTS  
3x2650 CHIPS  
Ec/Ior = -33dB  
(2RAY RAYLEIGH, 0dB GEOMETRY)

FRLCCH  
RATE: 2800bps  
Ec/Nt = -27dB  
(1 RAY RAYLEIGH, 2rx ANTENNAS)

FRLCCH  
RATE: 2900bps  
Ec/Ior = -24dB  
(2 RAY RAYLEIGH, 0dB GEOMETRY)








FIG. 10

┌


└



**FIG. 11**



**FIG. 12**



**FIG. 13**